

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 08-101792

(43)Date of publication of application : 16.04.1996

(51)Int.Cl. G06F 12/06

(21)Application number : 06-238121

(71)Applicant : TOSHIBA CORP

(22)Date of filing : 30.09.1994

(72)Inventor : NAKAMURA NOBUTAKA

(54) COMPUTER SYSTEM

(57)Abstract:

PURPOSE: To increase the memory access speed by simplifying the decoder condition for determination of a RAS line to be energized.

CONSTITUTION: A RAS0 line and a RAS1 line are connected to two 2M-byte banks constituting a system memory 13, and a RAS2 line is connected to one 8M-byte bank constituting an extended memory 41, and a RAS4 line and a RAS5 line are connected to two 4M-byte banks constituting an extended memory 42. These banks are rearranged in a DRAM logical address space in the order of memory size so that a lower address range is assigned to the bank having a larger memory size. In this memory arrangement, a bit string always exists which has a value common to all memory address values belonging to the address range assigned to each of DRAM banks. These common bit strings are used as decode conditions of corresponding RAS lines.

